CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Validation of a New Methodology using VHDL-AMS on a Hard-Disk Drive Design

Click to Download
pdf logo
White Paper
 

Jean Oudinot,Caroline Vaganay,Michel Robbe, Patrick Radja
Mentor Graphics Anacad/Mentor Graphics and Matra Nortel Commmunications

The paper describes the validation of a new methodology using VHDL-AMS on a STMicroelectronics hard-disk drive read/write channel design called "Giotto". The new mixed-signal simulation environment ADVance MS supporting multi-language from Mentor Graphics was used. The objective was to compare the new development of a known circuit designed by current tools. The results showed clearly the great benefice of VHDL-AMS over the former proprietary language HDL-A, and ADVance MS over Eldo-Verilog. The speed performance gain was over 90%. Also developing models with VHDL-AMS was much easier and more efficient. This new methodology is now ready to be adopted by ST for their new generation hard-disk designs.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
STMicroelectronics
   

TECH PAPER
1. Mixed-Signal ASIC Top-Down and Bottom-Up Design Methodologies using VHDL-AMS

TECH PAPER
2. Bluetooth Transceiver Design with VHDL-AMS

ARTICLE
3. Efficient Testing of Analog/Mixed-Signal ICs using Verilog-A

ARTICLE
4. Introduction to Assertions for Digital-Chip Verification