CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Hardware/Software Co-Verification of CDMA ASIC Designs

Click to Download
pdf logo
White Paper
 

Siddartha Ray Chaudhuri, Qualcomm Russell Klein, Mentor Graphics
Qualcomm and Mentor Graphics

Through the development of three generations of code-division multiple-access (CDMA) IC families, we adopted hardware/software co-verification as part of our design process. Our initial goal was to provide the software team earlier access to an executable specification of the hardware for early low-level driver debugging. After using co-verification through the first generation of our chips we realized its benefits in the hardware design process as well. Another interesting side effect of using co-verification was the collaboration of the hardware and software teams at an earlier phase of the design cycle. In this paper we will describe our experiences with hardware/software co-verification as we applied them to our design process. We will also detail what we believe to be important criteria when selecting and implementing a co-verification strategy, as well as the limitations of this technology and our view of needed future enhancements.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
Qualcomm
   

COURSE
1. Co-Design Tools for Architecting Systems-On-A-Chip

ARTICLE
2. Hardware/Software Co-Verification with RTOS Application Code