CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
An Introduction to System Level Modeling in SystemC 2.0

Click to Download
pdf logo
White Paper
45 KB
 

Stuart Swan
Cadence Design Systems



SystemC is a new modeling language based on C++ that is intended to enable system level design and IP exchange. This tutorial paper briefly reviews the hardware modeling features available in SystemC 1.0 and then introduces the new system level modeling features in SystemC 2.0. A small design example is presented that demonstrates how the new features facilitate system level design tasks such as communication refinement and mapping of design specifications to hardware and software implementations. Also discussed is how the new modeling features enable a wide variety of models of computation to be cleanly expressed within SystemC.

For more information on SystemC, visit the Open SystemC Initiative (OSCI)'s Web site.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Cadence Design Systems
Open SystemC Initiative (OSCI)
   

COURSE
1. Microelectronic System-on-Chip Modeling Using Objects and Their Relationships

ARTICLE
2. SoC++: A Unified Design Method from Concept to Implementation

ARTICLE
3. Taking System Design to a Higher Level

ARTICLE
4. What's in Store for 2004