CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Learning >  Course
Courses & Lectures
 
Intelligent Testbench Automation: Accelerating Coverage Closure Web Seminar
Mentor Graphics
Module
Launch Video
Module
 
Note: Please turn off pop-up blocking software to launch course
 

DESCRIPTION
This FREE Web seminar will provide a detailed technical overview of the key features of the inFact intelligent testbench automation solution.

Today, most designers struggle with - "What have I tested? What needs to be tested? When will I achieve functional coverage?" One common challenge is establishing effective coverage metrics to measure what has been tested and what remains. Teams are often unprepared for the inevitable verification stall when progress towards achieving their coverage goals slows to a halt.

Mentor Graphics has proven methodology to accelerate functional coverage closure and free up resources to focus on more ambitious verification plans and higher levels of functional coverage. The inFact testbench automation solution intelligently generates verification stimulus according to the user's set verification goals prior to simulation and determines verification priorities.

With coverage metrics in place, inFact can improve testbench productivity and effectiveness by 10x to 100x.

What You Will Learn:

  • What graph-based verification is and how to generate high quality tests while accelerating coverage closure
  • The benefits of eliminating redundant test sequences to improve testbench effectiveness
  • How intelligent testbench components fit into your overall verification architecture
  • What standards exist to help you get started with verification

INTENDED AUDIENCE

  • Verification and Design Engineers
  • Verification and Design Managers

ESTIMATED TIME
60 min.

AUTHOR

Mentor Graphics
Matthew Ballance is a technical marketing engineer at Mentor Graphics for the System-Level Engineering division. He has 11 years of experience in the EDA industry. He holds a BSCpE from Oregon State University, and has previously worked in the areas of HW/SW Co-verification and transaction-level modeling.
View the complete TechOnLine University Course Guide.
 
Rate this course
WORSE | BETTER
1 2 3 4 5




Mentor Graphics