CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Course
Courses & Lectures
 
A Code Coverage Methodology to Speed IC Verification
Thomas H. Borgstrom, Vice President, TransEDA
 
Note: Please turn off pop-up blocking software to launch course
 

DESCRIPTION
Click here to begin the Lecture.

The use of code coverage to help manage, direct and document the IC verification process is rapidly becoming a standard practice at leading electronics companies. Code coverage provides objective, quantitative information about the status of design verification and gives detailed guidance on what areas that require additional verification. Information generated using code coverage can also be used to optimize test suites by identifying the most effective test sets as well as any redundant test sets. Code coverage is complementary to other forms of verification including event-driven simulation, testbench automation, rule checking and formal verification. This tutorial will introduce the concept of code coverage, describe how it can be used as an integral part of the development process and illustrate the benefits of the Coverage Directed Verification Methodology with case studies from industry.
 

View the complete TechOnLine University Course Guide.
 
Rate this course
WORSE | BETTER
1 2 3 4 5


TransEDA