This paper intends to help circuit designers, layout designers and physical verification engineers develop the necessary awareness of simulation limitations. Challenges arising from shrinking device dimensions, high operating frequencies and mixed-signal design styles are surveyed. Responses to manage risk are discussed.