CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Course
Courses & Lectures
 
Automated Synthesis of High-Level VHDL-AMS Analog Descriptions
Gines Domenech-Asensi, Ramon Ruiz-Merino, Universidad Politecnica Cartagena and Tom J. Kazmierski, University of Southampton
 
Note: Please turn off pop-up blocking software to launch course
 

DESCRIPTION
Click here to begin the Lecture.

This paper describes a technique of translating high-level behavioral models of analog dynamic systems described in VHDL-AMS into circuit-level structures that can be represented as SPICE netlists. We discuss the methodology of functional translation of VHDL-AMS simultaneous statements into hardware and present practical examples.
 

View the complete TechOnLine University Course Guide.
 
Rate this course
WORSE | BETTER
1 2 3 4 5