|
|
On-Demand Webinars |
|
| Sort by Company |
|
|
|
|
|
|
|
Event |
|
Date/Time |
|
Length |
| |
Stratix-based Algorithmic Acceleration and Prototyping: unique capabilities enabling new use modes
Synopsys and Altera |
|
Oct 29, 2009 |
|
60 min. |
| |
Understanding HDMI: The Evolution, Ecosystem and Latest 1.4 Specification
Synopsys |
|
Sep 30, 2009 |
|
60 min. |
| |
Reduce Energy Consumption for Datapath Designs
Synopsys |
|
Sep 22, 2009 |
|
60 min. |
| |
Boosting Yield and Increasing Quality with Power-Aware Test and Small Delay Defect Testing
Synopsys |
|
Aug 05, 2009 |
|
60 min. |
| |
Achieving Predictable Success in FPGA Design
Synopsys |
|
Jun 25, 2009 |
|
60 min. |
| |
Faster Design Closure with Congestion Minimization
Synopsys |
|
Jun 09, 2009 |
|
45 min. |
| |
In-Design Physical Verification for Faster Time-to-Tapeout
Synopsys |
|
May 20, 2009 |
|
45 min. |
| |
SuperSpeed Your SoC with USB 3.0
Synopsys |
|
Apr 22, 2009 |
|
60 min. |
| |
Accelerating Time-To-SI-Closure
Synopsys |
|
Mar 31, 2009 |
|
60 min. |
| |
Virtualization of PCI Express I/O Devices
Synopsys |
|
Jan 28, 2009 |
|
60 min. |
| |
Buying Time: Using Signal Integrity and Common Sense to Meet Timing Margins for High Speed Memory Interfaces
Synopsys |
|
Oct 15, 2008 |
|
60 min. |
| |
Decoding the Real Low Power Benefits of DDR for Embedded Applications
Synopsys |
|
Oct 01, 2008 |
|
60 min. |
| |
Avoiding the Landmines When Using a DDR Interface on your Next SoC
Synopsys |
|
Sep 16, 2008 |
|
60 min. |
| |
Achieving Optimal Performance and Low Power for SATA Device Designs
Synopsys |
|
Jul 31, 2008 |
|
60 min. |
| |
Building a VMM-Based Constrained Random Environment for Bus Protocol Verification
Synopsys |
|
Jul 15, 2008 |
|
60 min. |
| |
Selecting the Optimal Embedded Memory IP Architecture
Synopsys |
|
May 01, 2008 |
|
60 min. |
| |
Building a Configurable Gigabit Ethernet Subsystem for ComplexSystem-0n-Chips
Synopsys, Inc. |
|
Dec 19, 2007 |
|
60 min. |
|
|
|
|
|
11AM PT / 2PM ET / 7PM GMT 