|
|
On-Demand Webinars |
|
| Sort by Company |
|
|
|
|
|
|
|
Event |
|
Date/Time |
|
Length |
| |
Decoding the Real Low Power Benefits of DDR for Embedded Applications
Synopsys |
|
Oct 01, 2008 |
|
60 min. |
| |
Avoiding the Landmines When Using a DDR Interface on your Next SoC
Synopsys |
|
Sep 16, 2008 |
|
60 min. |
| |
Achieving Optimal Performance and Low Power for SATA Device Designs
Synopsys |
|
Jul 31, 2008 |
|
60 min. |
| |
Building a VMM-Based Constrained Random Environment for Bus Protocol Verification
Synopsys |
|
Jul 15, 2008 |
|
60 min. |
| |
Selecting the Optimal Embedded Memory IP Architecture
Synopsys |
|
May 01, 2008 |
|
60 min. |
| |
Building a Configurable Gigabit Ethernet Subsystem for ComplexSystem-0n-Chips
Synopsys, Inc. |
|
Dec 19, 2007 |
|
60 min. |
| |
Connecting to DDR2: Mitigating High-Speed Challenges in SoC Designs
Synopsys |
|
Jul 25, 2007 |
|
90 min. |
| |
High-Speed Serial Interface Testing - Solving The Analog Test Problem With A Fast And Accurate Digital Solution
Synopsys |
|
Jul 12, 2007 |
|
60 min. |
| |
The Complete USB 2.0 IP Solution: Understanding Today's Design Considerations and Managing Tomorrow's Challenges
Synopsys |
|
Jun 27, 2007 |
|
60 min. |
|
|
|
|
|
9AM PT / 12PM ET / 4PM GMT 