CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Capabilities to Maximize Productivity for FPGA Debug and Verification

Click to Download
pdf logo
Technical Paper
328 KB (14 pages)
September 2009
 

Davin Lim and Premduth Vidyanandan
Xilinx

Whether your task is to verify the functional correctness of a design, ensure adequate timing performance, or to quickly bring up a hardware platform in the lab environment, efficient verification and debug typically requires evaluating the design from multiple perspectives—ranging from high-level functional characteristics to low-level performance details—each at different phases of the design flow. To effectively complete these tasks, you need a complete and well integrated set of capabilities to help you to effectively navigate through the verification and debug process. This technical digest discusses the spectrum of verification and debug tools that the ISE Design Suite puts at your disposal.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Xilinx
   

TECH PAPER
1. The Power of FPGA Architectures

TECH PAPER
2. Floating Point: Have it Your Way with FPGA Embedded Processors

WEBINAR
3. ISE Design Suite 11 - The Design Methodology for Targeted Design Platforms

TECH PAPER
4. Power Considerations in FPGA Design