CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Embedded Path to Low DPM

Click to Download
pdf logo
Mentor Graphics Technical Library
August 18, 2009
 

Mentor Graphics

According to various industry reports, for a large percentage of ASICs the time needed to debug the design and get it into production is equal to or greater than the time spent actually designing the chip. Since product windows continue to shrink, it is clear that debug times must be dramatically reduced to achieve acceptable time-to-market metrics. The silicon debug process can be broken down into initial silicon bring-up and design debug. The bringup process involves writing and debugging one or more test programs as well as generating and debugging test patterns on the tester. The design debug process often involves the need to apply different test patterns under various conditions to discover and understand design problems or limitations. The silicon debug process can often take weeks or even months to complete. The paper will describe how embedded test solutions are uniquely capable of addressing today's rapidly growing quality and time-to-market challenges.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
   

TECH PAPER
1. Accurate Multi-GBPS Serial Channel Design Solutions for the Entire Design Team

TECH PAPER
2. Advanced Verification of Low Power Designs

TECH PAPER
3. To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?

TECH PAPER
4. Prevention is Better Than The Cure: Compiler Run Time Error Checking