CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Bridge100—A Powerful 100G Processing Platform

Click to Download
pdf logo
White Paper
960 KB (4 pages)
August 2009
 

Achronix Semiconductor

The Achronix Speedster FPGA family, based on the patented picoPIPE acceleration technology providing both full reprogrammability and 1.5 GHz peak performance, is an ideal vehicle for high-speed networking applications. To allow customers to easily evaluate this performance, the Speedster 100 Gbps Processing Platform (Bridge100) provides an array of nine SPD60s (providing 329k LUTs, and 23.1 Mb embedded RAM total), tied to a high-speed onboard network, 8 GB of additional on-board memory, and two 120 Gbps communication ports. This fully reprogrammable 100 Gbps platform gives the user access to the full performance, memory, bandwidth, capacity, and flexibility that the Speedster architecture offers.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Achronix Semiconductor
   

TECH PAPER
1. Speedster Development Kit--SDK60

TECH PAPER
2. Speedster FPGA Family

WEBINAR
3. Problem Solving with MATLAB and MathWorks Parallel Computing Tools

WEBINAR
4. Optimizing Noise in the Sensor Signal Path (Part III)