CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Achieving Higher Performance in a Multicore-based Packet Processing Engine Design

Click to Download
pdf logo
White Paper
112 KB (4 pages)
January 2008
 

Michael Coward
Continuous Computing

A new class of processor has begun to appear in a variety of storage, security, wireless base stations, and networking applications to replace the very expensive—with long lead times to boot—proprietary Application Specific Integrated Circuits (ASICs) developed by OEM system solution providers as well as those designed by industry giants, such as LSI Logic and IBM.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Continuous Computing
   

TECH PAPER
1. Femtocell Network Architecture and Signaling Protocol

TECH PAPER
2. AdvancedTCA: The Perfect Fit for Deep Packet Inspection (DPI)

TECH PAPER
3. Statistical Load Balancing on the FlexCore ATCA-FM40

TECH PAPER
4. Load Balancing Between Server Blades Within ATCA Platforms