CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Reduction of layout complexity for shorter mask writetime

Click to Download
pdf logo
Mentor Graphics Technical Library
January 8, 2009
 

Kenneth Jantzen et al
AMD and Mentor Graphics

As tolerance requirements for the lithography process continue to shrink, the complexity of the optical proximity correction is growing. Smaller correction grids, smaller fragment lengths and the introduction of pixel-based simulation lead to highly fragmented data fueling the trend of larger file sizes as well as increasing the writing times of the vector shaped beam systems commonly used for making advanced photomasks. This paper will introduce an approach of layout modifications to simplify the data considering both fracturing and mask writing constraints in order to make it more suitable for these processes. The trade-offs between these simplifications and OPC accuracy will be investigated. A data processing methodology that allows preserving the OPC accuracy and modifications all the way to the mask manufacturing will also be described. This study focuses on 65nm and 45nm designs.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

AMD
Mentor Graphics
   

TECH PAPER
1. The Streamlined Design Flow from Catapult C to Precision RTL Synthesis

TECH PAPER
2. Designing High Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries

TECH PAPER
3. RF and Microwave: Design Challenges in PCBs

TECH PAPER
4. Using Mentor Graphics Automated Routing Tools in an Analog Layout Flow