CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
IP Solutions for Synchronizing Signals that Cross Clock Domains

Click to Download
pdf logo
White Paper
1126 KB (22 page)
January 2009
 

Rick Kelly
Synopsys

This paper explains the many types of synchronization issues that occur when clocks and data signals cross from one clock domain to another. In all cases, the issues covered here involve clock domains that are asynchronous with respect to one another. Along with each issue, one or more DesignWare solutions is outlined. The topics and solutions include:

  • Basic synchronization—DW_sync
  • Temporal event synchronization—DW_pulse_sync, DW_pulseack_sync
  • Simple data transfer synchronization—DW_data_sync, DW_data_sync_na, DW_data_sync_1c
  • Data flow synchronization—DW_fifo_s2_sf, DW_fifo_2c_df, DW_stream_sync
  • Reset sequencing—DW_reset_sync
  • Related clock system data synchronization—DW_data_qsync_hl, DW_data_qsync_lh

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Synopsys
   

WEBINAR
1. MIMO RF Measurements -- Choosing and Using Tools

WEBINAR
2. Optimizing Noise in the Sensor Signal Path (Part III)

TECH PAPER
3. Carrier Grade Linux: High Service Availability for the Next-Generation Network

TECH PAPER
4. De-Embedded S-Parameters to Characterize Surface Mount RF Components