CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Eclypse Low Power Solution: Clock Tree Synthesis

Click to Download
pdf logo
White Paper
135 KB (5 pages)
December 2008
 

David Hsu and Harvey Toyama
Synopsys

With the predominance of mobile devices, the rising cost of energy, and an increasing sensitivity to green practices, low power consumption has become a major concern for design engineers. This paper will outline some best practices for low power design and explain how IC Compiler, a key part of Synopsys' Eclypse Low Power Solution, delivers low power clock tree synthesis (CTS) that concurrently achieves the lowest design power and the best possible performance and area.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Synopsys
   

TECH PAPER
1. Solving the Integration Challenges for USB-Enabled Designs

WEBINAR
2. Optimizing Noise in the Sensor Signal Path (Part III)

TECH PAPER
3. Battery Advancements

TECH PAPER
4. Programmable Lead Acid Battery Charger