CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Calibre Rule Code Testability: The Good The Bad and The Ugly

Click to Download
pdf logo
Mentor Graphics Technical Library
November 19, 2008
 

Ronald Kalim and Cory Davis
Cypress Semiconductor

Writing Calibre rule checks is easy. Writing correct, complete, and efficient checks, however, takes more effort. A well-defined business process for software development is a must to ensure good rule sets. This paper focuses on testability and test development as critical components of this process. It also provides an overview of robust SVRF development practices from understanding the intent of the rule, test case development, code development, code reviews, and maintenance of test cases, documentation, and code for the life of the process node. This paper provides tips and tricks to efficiently develop cases to validate that a rule set checks exactly the required rules, with proper handling of corner cases, to prevent the costly mistakes of false errors or missed real errors. It shares practices wherein a good set of test cases and well-developed plan can help transform code from bad or ugly to good.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Cypress Semiconductor
Mentor Graphics
   

TECH PAPER
1. Achieving Quality and Traceability in FPGA/ASIC Flows for DO-254 Aviation Projects

TECH PAPER
2. Simultaneous Model-based Main Feature and SRAF Optimization for 2D SRAF Implementation to 32 nm Critical Layers

TECH PAPER
3. Preserving Freedom of Choice When Designing FPGAs

TECH PAPER
4. Designing RF, Analog and Digital on PCB