CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Hardware-assisted Verification for the Efficient Validation of Multiprocessor-based Designs

Click to Download
pdf logo
ARM IQ Article
4209 KB (3 pages)
September 2008
 

Hans Multhaup and Richard Pugh
Mentor Graphics

The use of multiple processors in SoC designs is gaining momentum as single-processor solutions hit their limits in terms of performance and bandwidth. As this trend continues to gain traction, the challenges faced in verifying these multiprocessor environments also increases, thus creating a need for new types of effective verification solutions.

In this article, a targeted approach is introduced using hardware-assisted verification. This approach provides designers with an accurate and high-performance solution for the efficient verification of multiple processor SoC designs.

Reprinted in its entirety from ARM IQ Vol. 7, No. 3, 2008

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

ARM
Mentor Graphics
   

TECH PAPER
1. Implementation of Adaptive Site Optimization in Model-Based OPC for Minimizing Ripples

TECH PAPER
2. The Need for a Scalable Verification Methodology to Overcome the Limitations of Current Verification Approaches

TECH PAPER
3. Setting MRC Rules: Balancing Inspection Capabilities, Defect Sensitivity and OPC