CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
ispMACH 4000ZE—Enabling CPLDs in Ultra High Volume, Low Power Applications

Click to Download
pdf logo
White Paper
179 KB (7 pages)
April 2008
 

Lattice Semiconductor

Design engineers are constantly challenged to develop new products with improved features and functionality over previous generation and competitive products. The increasing demand for smaller, lower power and lower cost products with each subsequent generation adds another layer of complexity to the engineer's already difficult job. Design engineers are always looking for enhanced solutions to satisfy low power, small size and quick time to market requirements for consumer products. This white paper will discuss some of the factors design engineers consider when developing a consumer product. Next it will discuss how Lattice Semiconductor's ispMACH 4000ZE family of zero-power Complex Programmable Logic Devices (CPLDs) enables the use of CPLDs in ultra high volume, low power applications, a market that was once dominated by Application Specific Integrated Circuits (ASICs) and Application Specific Standard Products (ASSPs).

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Lattice Semiconductor
   

WEBINAR
1. Power optimizing tips for Xilinx Virtex-5 FPGA designs

TECH PAPER
2. Get a Grip on Multimedia PMP Demands with the Right Processor Selection

TECH PAPER
3. TMS320DM355 Digital Media System-on-Chip (DMSoC)

TECH PAPER
4. MPEG-2 Video Decoder: TMS320C62x Implementation