CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Intelligent Testbench Automation Turbo-Charges Simulation

Click to Download
pdf logo
Mentor Graphics Technical Library
June 25, 2008
 

Mark Olen
Mentor Graphics

Several years ago, advances in testbench automation enabled verification engineers to test more functionality by dramatically increasing the quantity of testbench sequences for simulation. Through clever randomization techniques, constrained by algebraic expressions, verification teams were able to create testbench programs that generated many times more sequences than directed testbench programs could.

The latest advances in intelligent testbench automation now enable large simulations to be automatically distributed across up to 1000 CPUs, extending non-redundant sequence generation to entire simulation server farms. This massive gain in efficiency is attributable to the inherent architecture of rule-graphs and new advanced traversal algorithms tuned for production applications. This paper explains how this architecture enables staggering productivity enhancements in functional verification that reach beyond verification engineering, and into production simulation.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. Achieving Quality and Traceability in FPGA/ASIC Flows for DO-254 Aviation Projects

TECH PAPER
2. Simultaneous Model-based Main Feature and SRAF Optimization for 2D SRAF Implementation to 32 nm Critical Layers

TECH PAPER
3. PCIe — A Technology-Laden Communications Interface for the Future

TECH PAPER
4. Preserving Freedom of Choice When Designing FPGAs