CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Gain Flexibility and Increased Integration with Advanced Cyclone III FPGA PLLs

Click to Download
pdf logo
White Paper
1045 KB (6 pages)
October 2007
 

Altera

An often-overlooked benefit of using field programmable gate arrays (FPGAs) is the ability to integrate a clocking solution. Not only does this integration allow the reduction of the system cost, but because the latest 65-nm Altera Cyclone III FPGA contains advanced clock management and phase-locked loop (PLL) technology, it also allows for an amazing amount of flexibility in the design.

The Cyclone III clock management system allows designers to manage the clocking system for the entire FPGA as well as on the board. Furthermore, because the Cyclone III PLLs are integrated in the FPGA, they take advantage of Altera's Quartus II design environment, which allows easy set up and configuration. This paper discusses the Cyclone III PLL Clock Synthesizer architecture and the advantages of using Cyclone III PLLs, and provides an LCD display design example.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Altera
   

TECH PAPER
1. FPGA Run-Time Reconfiguration: Two Approaches

TECH PAPER
2. Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs

TECH PAPER
3. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
4. Electronic Warfare Design With PLDs and High-Speed Transceivers