CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Altera at 40 nm: Jitter-, Signal Integrity-, Power-, and Process-Optimized Transceivers

Click to Download
pdf logo
White Paper
3091 KB (39 pages)
May 2008
 

Altera

The 65-nm process technology is found in leading-edge products, such as microprocessors and field programmable gate arrays (FPGAs). The next generation of these products will use the 45-nm or 40-nm process. The smaller feature size implies a smaller channel length for a transistor and shorter interconnects for a logic gate, resulting in faster switch time and shorter interconnect transport delay. The results of this process node shrinkage are favorable for logical operation, high density, and high-speed data transmission, as they are optimized for power consumption efficiency.

Altera's Stratix IV GX FPGAs deliver the highest density, the highest performance, and the lowest power. Leveraging 40-nm benefits, a proven transceiver, and memory interface technology, Stratix IV GX FPGAs provide an unprecedented level of system bandwidth with superior signal integrity. When coupled with HardCopy IV ASICs, they provide the benefits of FPGAs and ASICs using seamless prototyping. This paper provides technical details of the Stratix IV GX FPGAs' performance, capabilities, and targeted applications.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Altera
   

TECH PAPER
1. FPGA Run-Time Reconfiguration: Two Approaches

TECH PAPER
2. Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs

TECH PAPER
3. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection