CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Managing Functional Verification Projects: Meeting the Challenges of High-Level Verification in Today's SoCs

Click to Download
pdf logo
White Paper
193 KB (8 pages)
October 2007
 

Kwamina Ewusie and Rajat Mohan
Synopsys

Adoption of advanced verification languages and methodologies requires the development of improved project management techniques, in addition to a change in engineering practices. Managers must be able to assess and manage key project elements, such as team expertise, verification methodology, verification IP (VIP) selection, and environment setup, in order to successfully deploy high-level verification environments. These factors take on increased significance for teams that are new to constrained random verification techniques and advanced languages such as SystemVerilog.

This paper not only explains how these key success factors affect verification productivity, but also provides recommendations for optimized deployment. Finally, there are recommendations to identify and resolve common bottlenecks that often impede a successful migration to advanced verification methodologies.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Synopsys
   

TECH PAPER
1. MAXQ Microcontroller Drives a Smart and Intelligent 4-20mA Transmitter

TECH PAPER
2. Designing RF, Analog and Digital on PCB

TECH PAPER
3. The Power of FPGA Architectures

TECH PAPER
4. Good Timing: Effective Current Source Modeling is the Future