CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Layout Verification in the Era of Process Uncertainty: Target Process Variability Bands vs. Actual Process Variability Bands

Click to Download
pdf logo
Mentor Graphics Technical Library
April 14, 2008
 

J. Andres Torres
Mentor Graphics

There are several approaches being pursued for addressing runtime expectations in model-based physical verification with sufficient accuracy against current manufacturing processes. There is, however, a need for models that embed a contract with designers regarding realistic process control limits in a given technology for a particular layout. This is of particular importance in cases in which a process is still in development, as design and process development should progress in parallel with one another, and with a minimum risk of the design not yielding due to sub optimal layout configurations.

This paper presents several ideas as to how target process variability bands can be generated and discusses the limitations of actual process variability bands to meet such constraints. The paper aims to provide a perspective on the feasibility of providing target bands and on whether or not viable solutions will emerge in the future.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. The Target Platform Methodology for HW/SW Debugging Before Silicon

TECH PAPER
2. Designing PCBs with High-Speed Constraints: Developing constraints

TECH PAPER
3. Considerations for Effective Implementation of Processor-Driven Testbenches

TECH PAPER
4. Addressing Today's Complex Clock Modeling Issues with Veloce Emulation Technology