Bruno La Fontaine et al.
Mentor Graphics, AMD, IBM, Toshiba, and ASML
In this paper, we describe the integration of Ultra Violet (EUV) lithography into a standard semiconductor manufacturing flow to produce demonstration devices. 45 nm logic test chips with functional transistors were fabricated using EUV lithography to pattern the first interconnect level (metal 1).
Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.
|
