CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
TLM Peripheral Modeling for Platform-Driven ESL Design

Click to Download
pdf logo
White Paper
320 KB (10 pages)
March 2006
 

Tim Kogel
CoWare

This paper provides an overview of a SystemC-based Transaction Level Modeling (TLM) methodology for the rapid creation of system-on-a-chip (SoC) platform models. A brief overview of Electronic System Level (ESL) design tasks and corresponding modeling requirements is given, and the main topic, a methodology for the efficient creation of transaction-level peripheral models, is discussed in detail.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

CoWare
   

TECH PAPER
1. Achieving Quality and Traceability in FPGA/ASIC Flows for DO-254 Aviation Projects

TECH PAPER
2. Simultaneous Model-based Main Feature and SRAF Optimization for 2D SRAF Implementation to 32 nm Critical Layers

TECH PAPER
3. PCIe — A Technology-Laden Communications Interface for the Future

TECH PAPER
4. Preserving Freedom of Choice When Designing FPGAs