CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs

Click to Download
pdf logo
White Paper
505 KB (6 pages)
December 2007
 

Altera

Traditionally, portable system designers have used application-specific integrated circuits (ASICs) and application-specific standard products (ASSPs) to implement memory interfaces, I/O expansion, power-on sequencing, discrete logic functions, display, and other functions in portable systems. Today, however, innovations in complex programmable logic devices (CPLDs) in power reduction, cost optimization, and small form-factor packaging allow PLDs to replace or augment ASICs, ASSPs, and discrete devices in these systems.

The latest zero-power CPLDs have features and capabilities not found in older, macrocell-based predecessors, and offer designers much lower costs and lower power than older CPLD solutions. This paper discusses the challenges facing portable application designers today and explains how zero-power CPLDs can reduce total system cost and board space.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Altera
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Get a Grip on Multimedia PMP Demands with the Right Processor Selection

TECH PAPER
4. Interface Products Design Guide