CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Modeling and Verification of a Radio Frequency Matching Network for Semiconductor Processing Equipment

Click to Download
pdf logo
2000 Online Symposium for Electronics Engineers (OSEE)
98 KB (5 pages)
September 2000
 

Roberto Enrique Bolanos
Sony

Modeling a plasma and an automatic matching network can help in the optimization of the matching network and the etching process. A model can provide insights into the efficiency of a network and account for power losses. This information allows process engineers to compensate for the losses and thus to obtain a more stable matching network.

This paper shows how to derive a mathematical model of a matching network and account for the power losses. Such a model is used on a program, such as Mathcad.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Sony
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction