CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
SystemC and SystemVerilog for Electronic System-Level (ESL) Design

Click to Download
pdf logo
Embedded Systems Conference Paper
105 KB (9 pages)
April 07, 2006
 

Rindert Schutten et al
Synopsys

In this paper, we take a practical, real-world view to perform the hardware and software aspects of embedded system design, with a solution based on two existing, standard languages—SystemC and SystemVerilog. We explain how with SystemC, abstract, transaction-level models of the design are created and serve as an execution platforms for pre-silicon software development. We outline how these transaction-level models are used as a reference for the hardware implementation, and describe how SystemVerilog's verification capabilities are used to ensure that the software and hardware models are mutually consistent, and that the combined hardware software system meets its specifications.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Embedded Systems Conference (ESC)
Synopsys
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction