CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Improving the Susceptibility of an Application to ESD-Induced Latch-up

Click to Download
pdf logo
Application Note
542 KB (20 pages)
May 1, 2007
 

Microchip Technology

All semiconductor devices are sensitive to electrostatic discharge (ESD) damage to varying degrees. This is true whether they are soldered to a PC board in an application, or whether they are unattached in the shipping or application assembly process. Good handling techniques such as groundstraps, static-free work stations and ionizers can reduce the risk of static build up during assembly. Often more attention is paid to reducing ESD during assembly than to reducing ESD risk during the lifetime of the application.

When a device is installed in an application, it is still susceptible to damage due to ESD. There is a great deal that the system designer can do to improve (by up to an order of magnitude) the level of protection of a device from latch-up inducing ESD events. This tutorial is intended as a guide for helping designers choose protection.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Microchip Technology
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction