CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Implementing Incremental Changes Efficiently

Click to Download
pdf logo
Xcell Journal Article
222 KB (3 pages)
January 31, 2007
 

Angela Sutton
Xilinx

In May 2006, Synplicity and Xilinx formed the Ultra-High Capacity Task Force to develop improved methodologies for high-capacity designs. The first deliverable from this task force is a set of new incremental methodologies " SmartGuide technology and Partitions technology. These methodologies are available with Xilinx ISE software version 9.1i and Synplicity's Synplify Pro v8.8/v8.8.1 and beyond, and are often jointly referred to as "SmartCompile" technology. This article provides details about how to employ the SmartCompile methodologies.

Reprinted with permission from Xcell Journal / Second Quarter 2007. Article © Xcell Journal.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Using CoolRunner-II CPLDs in Digital Video Applications

TECH PAPER
3. Designing RF, Analog and Digital on PCB

TECH PAPER
4. Programmable Logic in High-Volume Applications