CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Implementing Low-Cost DDR2 Interfaces with Spartan-3A FPGAs

Click to Download
pdf logo
Xcell Journal Article
223 KB (3 pages)
January 31, 2007
 

Adrian Cosoroaba
Xilinx

Applications can generally be classified into two categories: high performance, where getting the highest bandwidth is paramount; and low cost, where the cost of the system is more important. However, not all systems are pushing memory performance limits. DDR SDRAMS and DDR2 SDRAMS, with data rates running below 400 Mbps per pin, are adequate for most low-cost systems. For these applications, Xilinx offers the Spartan-3, Spartan-3E, Spartan-3A, and Spartan-3AN FPGAs.

This article describes the architecture of a DDR2 SDRAM memory interface implementation with Spartan-3 Generation FPGAs, and explains how Xilinx tools and hardware-verified reference designs can help you build your own memory interface.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Get a Grip on Multimedia PMP Demands with the Right Processor Selection

TECH PAPER
4. Interface Products Design Guide