Chris Zeh
Xilinx

The PERIOD constraint, or "Clock Period Specification," is a fundamental timing and synthesis constraint. PERIOD constraints define each clock within the design, cover all synchronous paths within each clock domain, and cross-clock domain paths between related clock domains. This paper discusses the overall purpose of PERIOD constraints and the specific paths that they cover.