CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Using Non-standard I/O Voltages with CoolRunner-II CPLDs

Click to Download
pdf logo
White Paper
143 KB (4 pages)
April 13, 2007
 

Xilinx

Xilinx CoolRunner-II complex programmable logic devices (CPLDs) support the EIA/JEDEC LVTTL 3.3V and LVCMOS 3.3V, 2.5V, 1.8V and 1.5V I/O standards. This paper addresses questions concerning the use of 2.8V (+/-5%) and 3.0V (+/- 5%) I/O levels with the Xilinx CoolRunner-II CPLDs. It also provides guidance for the operation of Xilinx CoolRunner-II CPLDs at non-standard voltages.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction