CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Timing Requirements for Complex System Designs

Click to Download
pdf logo
White Paper
206 KB (6 pages)
February 28, 2007
 

Integrated Device Technology (IDT)

As the highest-speed and most widely distributed signal in the system, clock-tree circuits have a major impact on system performance, power dissipation, electromagnetic interference (EMI) and cost. If optimally implemented, they offer designers tremendous dividends in terms of efficiency, reliability and faster turnaround. IC manufacturers now offer a wide variety of silicon-timing devices designed to integrate traditional timing functions into a single chip. This paper reviews the challenges designers face today as they develop clock-timing circuits and examines how these different components can impact their design.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

IDT
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction