CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Analyzing Processor, Tool Chain, and RTOS Performance to Get the Best Solution for Your Embedded Application

Click to Download
pdf logo
2001 Embedded Systems Conference
San Francisco Paper
148 KB (9 pages)
April 13, 2001
 

Markus Levy
EEMBC

Selecting a processor, compiler, and RTOS for your embedded application can be a difficult and timely task. This paper will teach you how to effectively analyze the features of a processor and its associated compiler and RTOS. Specifically, you will learn how to take advantage of the EEMBC benchmark scores to determine performance tradeoffs associated with features that include cache modes, bus interface units, floating-point hardware, and a processor's pipeline structure.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

EEMBC (EDN Embedded Microprocessor Benchmark Consortium)
Embedded Systems Conference (ESC)
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Get a Grip on Multimedia PMP Demands with the Right Processor Selection

TECH PAPER
4. Interface Products Design Guide