CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
HDL Coding and Design Practices for Improving Virtex-5 Utilization, Performance, and Power

Click to Download
pdf logo
Mentor Graphics Technical Library
January 24, 2007
 

Brian Philofsky
Xilinx

FPGAs have been very flexible in accommodating any HDL coding or design style for digital logic; Xilinx Virtex-5 devices are no exception. Although Virtex-5 FPGAs can accommodate many different types of designs written in many different methods, certain recommended constructs and manners can achieve improved optimization in terms of area, performance, and power. Also, by using these guidelines, users of Precision Synthesis can confidently target their design to Xilinx FPGAs and expect high quality results. Precision Synthesis, release 2006a now supports the Virtex-5 family, with the LeonardoSpectrum tool suite soon to follow.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
Xilinx
   

TECH PAPER
1. Nucleus SNMP

TECH PAPER
2. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
3. Object Action Language Reference Manual