CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Solving the FPGA Power Consumption Problem

Click to Download
pdf logo
White Paper
1,198 KB (8 pages)
January 2007
Deutsche Version
 

Herman Schmit
eASIC

Recent 90nm and 65nm FPGAs offer extended logic density and performance capabilities in a field programmable device. However, density and performance are paid for in exceedingly high power consumption, making them unacceptable solutions for portable systems and even for many high volume consumer electronics systems that will not tolerate excessive power/cooling costs. Structured ASIC vendors have attempted to provide solutions that combine the low design cost and low risk of an FPGA with low power and low unit cost approaching that of a cell-based ASIC. This paper explains how a Nextreme-based structured ASIC solution can reduce power consumption by more than 12x compared to FPGAs.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

eASIC
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction