CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
HDL Coding and Design Practices for Improving Virtex-5 Utilization, Performance, and Power

Click to Download
pdf logo
Xcell Journal Article
179 KB (4 pages)
October 2006
 

Brian Philofsky
Xilinx

FPGAs have been very flexible in accommodating any HDL coding or design style for digital logic; Xilinx Virtex-5 devices are no exception. Although Virtex-5 FPGAs can accommodate many different types of designs written in many different methods, certain recommended constructs and manners can achieve improved optimization in terms of area, performance, and power.

Reprinted with permission from Xcell Journal / Fourth Quarter 2006. Article © Xcell Journal.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection