CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Xilinx FPGAs Overcome the Side Effects of Sub-90 nm Technology

Click to Download
pdf logo
White Paper
84 KB (5 pages)
March 5, 2007
 

Austin Lesea and Peter Alfke
Xilinx

As CMOS devices follow the technology road map to ever smaller geometries, several undesirable effects have become apparent. This paper reviews each issue with respect to its effect on system design using ASSP, ASIC, or FPGA devices, and what Xilinx has done to alleviate the potential problems.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction