CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Streamlining SoC Design from ESL to GDSII

Click to Download
pdf logo
ARM IQ Article
1,731 KB (8 pages)
September 2006
 

Phil Morris
Synopsys

Increasing software content, complex interfaces, reduced time-to-market, rising chip costs and shrinking geometries all add to the complexity of developing the products that consumers demand today.

This article presents the concept-to-silicon flow being developed by ARM and Synopsys using the SPIRIT-enabled tools: coreAssembler from Synopsys with it's native interfaces to the Galaxy and Discovery platforms, and the ARM RealView SoC Designer, a member of the RealView CREATE family of ESL tools, a SystemC modeling and architectural exploration tool. This flow integrates tools and IP from two separate vendors, using design representations in multiple languages, and is enabled through use of the XML meta-data specifications of The SPIRIT Consortium. Together, these tools and IP processors from ARM and Synopsys provide a concurrent hardware (HW) and software (SW) SoC design and verification flow from ESL through to GDSII.

Reprinted in its entirety from ARM IQ Vol. 5, No. 2, 2006

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

ARM
Synopsys
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction