CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Supra-linear Packet Processing Performance with Intel Multi-core Processors

Click to Download
pdf logo
White Paper
255 KB (8 pages)
February 2006
 

Intel

This paper describes the performance benefits that can be realized from the utilization of multiple processing cores for communications applications. The paper illustrates the programming concepts of pipelining and flow-pinning in a packet-processing application and presents performance results from the use of these techniques on a popular open source intrusion detection application. Using a real-world network traffic scenario with a high number of TCP connections, the results show supra-linear (more than 6.2X) performance improvements when IP traffic flows are distributed among four cores versus running the same application on a single core.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Intel
   

WEBINAR
1. Embedded Solutions using open-standards base MicroTCA architecture

TECH PAPER
2. Development and Optimization Techniques for Multi-core Processors

WEBINAR
3. Multi-Core Made Simple

TECH PAPER
4. The Multi-Core Transition: A Giant Leap Forward in Embedded and Communications Design