CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper

Technical Papers
Debugging Elusive Digital Problems Quickly

Click to Download
pdf logo
2005 Embedded Systems Conference San Francisco Paper
743 KB (7 pages)
March 10, 2005
 

David Haworth
Tektronix

Fast clock rates and fast digital edge rates are two of the key reasons why debugging digital systems has become such a complex effort. The logic analyzer triggering on and capturing digital system faults speeds up the debugging process and helps in verifying system operation. A logic analyzer with a broad set of trigger functions and flexible trigger configurations will help you capture elusive digital and embedded software faults that threaten your development schedules without burying you in useless, timeconsuming data.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Embedded Systems Conference (ESC)
Tektronix
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection