CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Improvements in Post-OPC Data Constraints for Enhanced Process Corrections

Click to Download
pdf logo
Mentor Graphics Technical Library
March 29, 2006
 

Pat LaCour, Ayman Yehia, Kareem Madkour, Mohamed Gheith and Ahmed Seoud, Ryan L. Burns, Yuping Cui, Zengqin Zhao and Ian Stobert
IBM and Mentor Graphics

This work demonstrates significantly improved 2-D OPC correction results based on matching movement constraints to inspection limitations. Improvements are demonstrated on a created array of 2D designs as well as critical level chip designs used in 45nm technology. Enhancements to OPC efficacy are proven for several types of features. Improvements in overall EPE (edge placement error) are demonstrated for several different types of structures, including mushroom type landing pads, iso crosses, and H-bar structures. Reductions in corner rounding are evident for several 2-dimensional structures, and are shown with dense print image simulations. Dense arrays (SRAM) processed with the new constraints receive better overall corrections and convergence. Furthermore, OPC and ORC (optical rules checking) simulations on full chip test sites with the advanced constraints have resulted in tighter EPE distributions, and overall improved printing to target.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

IBM
Mentor Graphics
   

TECH PAPER
1. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
2. Object Action Language Reference Manual