CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Further Reducing the High Cost of Processing Power

Click to Download
pdf logo
Mentor Graphics Technical Library
March 29, 2006
 

John Ferguson and Doug Morgan, Ramesh Joginpalli
Mentor Graphics and AMD

The characteristics of today's complex IC designs are making accelerated processing of design data an essential part of design-to-silicon flows. To achieve profitability, design houses and fabs alike must be able to process huge and complicated volumes of design data swiftly. Turn around time (TAT) must be held to a minimum to ensure that designs are readied for manufacturing as quickly as possible in order to keep costs low and take advantage of volatile windows of opportunity in the marketplace. With Calibre MT or MTflex, TAT is reduced and throughput is increased. For large IDMs or foundries that must process several jobs, hardware configurations can be better utilized to optimize the total number of jobs that can run through in any given day.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

AMD
Mentor Graphics
   

TECH PAPER
1. Nucleus SNMP

TECH PAPER
2. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
3. Object Action Language Reference Manual