CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
A Blueprint for SoC Verification Success with SystemVerilog

Click to Download
pdf logo
ARM IQ Article
626 KB (3 pages)
February 2006
 

Tom Borgstrom, Alan Hunter
Synopsys and ARM

Developing advanced systems-on-chips (SoCs) is rapidly becoming more complex and requires extensive verification to ensure the proper performance of the design complexity. Traditional approaches are being replaced by more advanced verifications methods providing higher productivity and quality. ARM and Synopsys have collaborated on developing an open reference verification methodology to help improve SoC verification productivity and to foster the growth of an ecosystem of interoperable verification components and tools. This article details the verification methodology and the numerous design advantages.

Reprinted in its entirety from ARM IQ Vol. 4, No. 4, 2005

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

ARM
Synopsys
   

ARTICLE
1. Complete SoC Design, Verification Reign at DAC Exhibits

ARTICLE
2. "In this Corner…"—The Battle for System-Level Language Supremacy

ARTICLE
3. Understanding Assertion-Based Verification

WEBINAR
4. Accelerating Verification of an AMBA 3 AXI Protocol-based SoC with DesignWare Verification IP