CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
System Verification for Reconfigurable Processor-Based Systems using SystemC

Click to Download
pdf logo
White Paper
132 KB (5 pages)
September 2005
 

Shridhar Laddha
SoftJin

Dynamically reconfigurable processor architectures are likely to find wider acceptance for System design in the near future. The users of the reconfigurable processors for such system design require support for system verification, application development, and system debugging. The reconfigurable processor vendors would typically provide a software simulation model for the reconfigurable processor architecture. This, however, does not take care of system verification and debug requirements.

This article presents SoftJin's experience of developing a SystemC-based co-simulation environment for application development and system debugging for such systems using a reconfigurable processor.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

SoftJin
   

ARTICLE
1. A Next Generation Multiple Processor Architecture for Real-Time DSP

ARTICLE
2. Configuring Success, Minimizing Risk: Upstart DSP Architectures Aim at Elegance, Ease of Use