Tom Hill
AccelChip
An optimal FPGA filter design methodology should support the rapid creation of initial results using pre-configured IP blocks, as well as an easy migration path replacing these blocks with application-tailored, user-defined architectures. This paper explores the advantages and disadvantages of each hardware design approach for specific applications.
|
