Neeraj Kaul and Steve Kister Synopsys
This paper discusses how increasing numbers of hard macros make physical implementation of SoC designs more challenging and how the JupiterXT Design Planning tool addresses these challenges.
ARTICLE 1. Timing Closure Using Layout Based Design Process
ARTICLE 2. The "Missing Link" of SoC Design—Platform and Structured ASICs
ARTICLE 3. Current Chip Design Flow is Flawed
1. Beyond Physical: Solving High-end FPGA Design Challenges
2. Create an Inverting Power Supply From a Step-Down Regulator
3. Reinventing Code Compression: Uncompromised Performance and Minimum System Cost with microMIPS Instruction Set Architecture
4. TI's New LED Reference Design Cookbook
5. Getting Started with Android Development for Embedded Systems
MORE MOST POPULAR TECHNICAL PAPERS
1. Create an Inverting Power Supply From a Step-Down Regulator
2. Isolated Supply Overview and Design Trade-Offs
3. Data Management for Hardware Design Teams
4. Improve Instrument Amplifier Performance with X2Y Optimized Input Filter
5. Energy Efficiency and Reliability in Automatic Transmission Systems
MORE HIGHEST RATED TECHNICAL PAPERS
