Neeraj Kaul and Steve Kister Synopsys
This paper discusses how increasing numbers of hard macros make physical implementation of SoC designs more challenging and how the JupiterXT Design Planning tool addresses these challenges.
ARTICLE 1. Timing Closure Using Layout Based Design Process
ARTICLE 2. The "Missing Link" of SoC Design—Platform and Structured ASICs
ARTICLE 3. Current Chip Design Flow is Flawed
1. Make It Fail: Part 1
2. Make It Fail: Part 2
3. Make It Fail: Part 3
4. How to Use USB without Knowing USB
5. Stepper Motor Reference Design
MORE MOST POPULAR TECHNICAL PAPERS
1. Migrating Code Between ColdFire V1 and V2
2. Stepper Motor Reference Design
3. First Steps with Embedded Systems
4. dB or not dB? Was Sie schon immer zum Rechnen mit dB wissen wollten
5. dB or not dB? Everything You Ever Wanted to Know About Decibels But Were Afraid to Ask
MORE HIGHEST RATED TECHNICAL PAPERS
