Neeraj Kaul and Steve Kister Synopsys
This paper discusses how increasing numbers of hard macros make physical implementation of SoC designs more challenging and how the JupiterXT Design Planning tool addresses these challenges.
ARTICLE 1. Timing Closure Using Layout Based Design Process
ARTICLE 2. The "Missing Link" of SoC Design—Platform and Structured ASICs
ARTICLE 3. Current Chip Design Flow is Flawed
1. Digital Signal Processing: A Practical Guide (Part 1)
2. Digital Signal Processing: A Practical Guide (Part 2)
3. Digital Signal Processing: A Practical Guide (Part 5)
4. FPGA Design Methods for Fast Turn Around
5. A New Type of DC/DC Module
MORE MOST POPULAR TECHNICAL PAPERS
1. Isolated Supply Overview and Design Trade-Offs
2. Data Management for Hardware Design Teams
3. Migrating Code Between ColdFire V1 and V2
4. dB or not dB? Everything You Ever Wanted to Know About Decibels But Were Afraid to Ask
5. Single Chip Coherent Multiprocessing
MORE HIGHEST RATED TECHNICAL PAPERS
