CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Formal Verification of Block-level Requirements

Click to Download
pdf logo
DesignCon 2004 Conference Paper
423 KB (20 pages)
Feburary 4, 2004
 

Harry Foster, C. Norris Ip, Howard Wong-Toi, and Douglas Perry
Jasper Design Automation

In this paper, we introduce the concept of verification line of intent and show how more than 90% of the effort expended in traditional simulation-based verification methods is below the line of intent (what we call verification implementation). In addition, we show how a pure formal verification methodology that focuses on proving a block's end-toend, high-level requirements (that directly corresponds to the micro-architecture specification) enables us to dramatically increase a project's design and verification productivity while ensuring correctness. To prove these high-level requirements requires breakthrough formal verification technology. In this paper we present how PreCognitive formal verification delivers the breakthrough technology required to prove end-to-end, high-level requirements, and thus deliver a quantum leap in verification productivity and completeness.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

International Engineering Consortium (IEC)
Jasper Design Automation
   

ARTICLE
1. Understanding Assertion-Based Verification

ARTICLE
2. Complete SoC Design, Verification Reign at DAC Exhibits

ARTICLE
3. Introduction to Assertions for Digital-Chip Verification