CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Lowering the Barriers to Core-Based SoC Design

Click to Download
pdf logo
ARM IQ Article
793 KB (4 pages)
May 2004
 

Markus Levy
Convergence Promotions

Over the years, ARM and Synopsys have collaborated on a variety of projects, all with the common goal of making it easier and more cost effective for SoC designers to build chips. The companies' most recent project is a reference book called the Verification Methodology Manual. This book provides a reference methodology for coverage-driven verification using SystemVerilog.

Reprinted in its entirety from ARM IQ Vol. 3, No. 2

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

ARM
Synopsys
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection